System address map initialization in x86/x64 architecture part 2: PCI express-based systems | Infosec Resources
pci - What is the Base Address Register (BAR) in PCIe? - Stack Overflow
Firmware security 1: Playing with PCI device memory
AXI Memory Mapped for PCI Express Address Mapping
pci - Why there are 6 Base Address Registers (BARs) in PCIe endpoint? - Stack Overflow
pci - What is the Base Address Register (BAR) in PCIe? - Stack Overflow
linux - How does base address register gets address? - Stack Overflow
assembly - Who Decides Between I/O Mapped and Memory Mapped I/O (x86) - Stack Overflow
Advanced x86: BIOS and System Management Mode Internals PCI - ppt download
Plug-And-Play Configuration of Routing Options | Address Spaces & Transaction Routing | InformIT
Introduction to PCIe – Systems Research
bios - PCI BAR memory addresses - Super User
深入PCI与PCIe之二：软件篇- 知乎
System address map initialization in x86/x64 architecture part 2: PCI express-based systems | Infosec Resources
File:Pci-config-space.svg - Wikimedia Commons
System address map initialization in x86/x64 architecture part 2: PCI express-based systems | Infosec Resources
System Address Map Initialization in x86/x64 Architecture Part 1: PCI-Based Systems_evenness的博客-CSDN博客
Bus Specifics - Writing Device Drivers in Oracle® Solaris 11.4
Chapter 6 PCI
PCI configuration space - Wikiwand
Finding Out How Much PCI I/O and PCI Memory Space a Device Needs
